COMMUNICATION SYSTEMS

Background of the Invention

The present invention relates to the field of communications and in particular to a communications system for the transport of ATM and AAL2-type signals.

The Universal Test and Operations PHY Interface for ATM (UTOPIA) bus defines an interface between the physical layer (PHY) and upper layer modules such as the ATM layer and various management entities in an ATM communications system. Two versions of UTOPIA bus have been defined by the ATM forum; UTOPIA level 1 is defined in "UTOPIA, an ATM-PHY Interface" specification level 1, version 2.01, March 21 1994 (af-phy-0017.000) and UTOPIA level 2 is defined in af-phy-0039.000, June 1995. The UTOPIA bus structure supports ATM cells. UTOPIA level 2 also allows for shared interfaces that support many devices. UTOPIA comprises a data bus for carrying ATM cells and sufficient control information to control access to the interfaces. The control information may be carried via the data bus or using external control signals in parallel with the data bus.

The goal of the UTOPIA standard is to define a common, standard interface between ATM and PHY layers of ATM sub-systems. UTOPIA level 1 supports data rates up to 155Mbit/s via an 8bit data bus. UTOPIA level 2 supports data rates of up to 622Mbit/s via an 8 or 16 bit data bus.

The International Telecommunication Union has defined in ITU-TI.363.2 B-ISDN ATM adaptation layer type 2 (AAL2). This specification includes definitions for so-called "AAL2 mini-cells" i.e. the common part sub-layer (CPS) packet. These AAL2 mini-cells are supported

by ATM communication networks and currently a significant amount of traffic is carried in this form. The UTOPIA buses, as currently defined, are unable to carry AAL2 mini-cells. The arrangement of the present invention allows mini-cells and ATM cells to be carried via the same bus.

Summary of the Invention

The present invention provides a communications system comprising a common device and a plurality of higher layer devices connected via a bus for the communication of data traffic between the common device and the higher layer devices in which the bus comprises lines for carrying data and control signals; in which the data traffic comprises data in ATM form and data in AAL2 form; in which the devices comprise discrimination means for discriminating between the two forms of data traffic.

In a preferred embodiment, the invention provides the communications system of Claim-1 in which the data in AAL2 form comprises an AAL2 mini-cell associated with a means of identification of the source or destination of the mini-cell.

The invention also provides a method for the communication of data traffic via a bus between a common device and a plurality of higher layer devices; in which the bus comprises lines for carrying data and control signals; in which the data traffic comprises data in ATM form and data in AAL2 form; the method comprising the step of discriminating between the two forms of data traffic.



W

In a further embodiment, the invention provides a method for the communication of data traffic via a bus between one or more common devices and a plurality of higher layer devices; in which the bus comprises lines for carrying data, control and address signals; in which the address signals are for selecting a device from more than one common device or from the plurality of higher layer devices; in which the data traffic comprises data in ATM form and data in AAL2 form; the method comprising the step of discriminating between the two forms of data traffic.

In a further embodiment, the invention provides a method in which the data in AAL2 form comprises an AAL2 mini-cell associated with a means of identification of the source or destination of the mini-cell.

Brief Description of the Drawings

The invention will now be described in more detail by way of example and with reference to the accompanying drawings in which:

Figure 1 shows the components of the UTOPIA bus of the prior art;

Figures 2 and 3 show UTOPIA cell formats of the prior art;

Figure 4 shows the AAL min-cell format of the prior art;

Figure 5 shows a bus according to an embodiment of the present invention;

Figures 6a and 6b show formats of a mini-cell according to further embodiments of the present and invention;

Figure 7 shows a format of a mini-cell according to a further embodiment of the present invention.

ری

data.

Detailed Description of the Preferred Embodiments

Referring to Figure 1, the ATM layer is linked via the UTOPIA bus to the physical (PHY) layer by means of a data bus in each direction and a set of control signals in each direction. By convention information flowing from the ATM layer to the PHY layer is termed 'transmit' and information flowing in the opposite direction is termed 'receive'.

The following control signals are defined as part of the UTOPIA buses (both 8 and 16 bit). In the receive direction the start-of-cell signal (RxSOC) is active for one clock cycle when the receive data contains the first valid octet of a cell. Also defined are the enable signal (RxEnb) and the receive empty/cell available signal (RxEMPTY/RxClav). Synchronisation from the Synchronisation from the Synchronisation are the enable signal (RxEMPTY/RxClav).

The following signals are defined as part of the UTOPIA buses in the transmit direction. The transmit start-of-cell signal (TxSOC) is activated for one clock cycle by the ATM layer when the first valid octet of a cell is put on the transmit data bus. Also defined are the transmit enable signal (TxEnb) and the transmit full/cell available signal (TxFull/Clav). The transmit clock Synchronising transmit data transfers.

In addition address lines may be present to enable selection by the ATM layer interface of a particular PHY layer interface from a plurality of the same and/or to enable selection by the PHY layer interface of a particular ATM layer interface from a plurality of the same.

5 P/61741.USP

Figure 2 shows the format of a UTOPIA cell as defined for the 8 bit mode and Figure 3 shows the cell format for the 16 bit mode. In the 8 bit mode the cell format comprises four octets of header, one user defined octet (UDF) and forty-eight octets of payload. In the 16 bit mode the cell format comprises four octets of header, two user defined octets (UDF 1, UDF2) and again forty-eight octets of payload. The UDF fields received may carry header error correction (HEC) information. However this information is not used and thus the field may be overwritten for the purposes of the present invention.

Figure 4 shows the AAL2 mini-cell (CPS packet). The AAL2 mini-cell comprises three octets of header (CPS-PH) and a variable length payload. The header comprises the channel identifier (CID) the length indicator (LI) which defines the length of the mini-cell payload, the user-to-user indication (UUI) and the header error control (HEC). The mini-cell payload and, as a result the mini-cell itself, is variable in length and interfaces processing such mini-cells use the length indication (LI) field to check the length of the mini-cell.

Figure 5 shows a bus according to the present invention. The bus is shown joining a number of higher layer devices including ATM layer devices and AAL2 layer devices with a single physical layer (PHY) device. The number of higher layer devices is not restricted except that there must be at least one of each type in communication with the bus. In an alternative embodiment (not shown) a plurality of physical layer (PHY) devices may be connected via the bus to a small number of higher layer devices.

Where a mini-cell is to be transferred, it is necessary to identify either the source or the destination of the mini-cell and for this identity to be transported with the mini-cell. This may

6 P/61741.USP

be achieved according to the present invention by associating with the mini-cell the relevant VCI and VPI values, the PCM number and PCM circuit number or, as the case may be, the SDH virtual container identity depending on the direction of the data transfer. Figure 6a shows the format of an information structure comprising a mini-cell according to an embodiment of the present invention. The mini-cell comprises four octets of ATM cell header, one octet of UDF, together with a mini-cell. The ATM header comprises the following fields, as defined in the relevant standards, GFC, VPI, VCI, PTI and CLP. The CPS packet comprises the CPS packet header (CPS-PH) as described above with reference to Figure 4 and the rest of the mini-cell comprises the variable length CPS payload which may be between 1 and 64 bytes long. The functions of the CPS packet header are as described above and will not be described further here. The ATM cell header comprises virtual path identity (VPI) and virtual channel identity (VCI) information to allow identification of the appropriate ATM virtual path and virtual channel for the mini-cell.

Figure 6b shows the format of an information structure comprising a mini-cell according to a further embodiment of the present invention. The information structures of Figures 6a and 6b are very similar, the difference being that in the information structure of Figure 6b, the UDF of the ATM header is omitted, thereby saving one octet.

For both formats, the discrimination between ATM and mini-cell data traffic is based on the contents of fifth octet of the information structure. Hence, in the arrangement of Figure 6a this is the UDF and in the arrangement of Figure 6b the CID. The contents of this octet would then be interpreted as follows. Where the content of the octet is zero it is interpreted as a valid ATM UDF and a normal ATM cell will be expected to follow. Where the content of the octet is non-

zero, an AAL2 CID mini-cell will be expected to follow. Two alternatives now exist. In the arrangement of Figure 6a, the next octet (i.e. the sixth) will contain the CID and will be read to identify the channel. In the arrangement of Figure 6b, the non-zero value of the fifth octet is the CID octet and will be read to identify the channel. The above arrangement is compatible with the ITU-T definition of mini-cells where a zero value of CID is not used for channel identification.

Figure 7 shows the format of an information structure in the form of a mini-cell according to a second embodiment of the present invention. The lower part of the information structure of Figure 7 comprises the CPS packet similar to that described above in relation to the embodiment of Figure 6, however instead of the ATM header octets, the upper part of the information structure now comprises a PCM number for identifying a pulse code modulation (PCM) and a PCM circuit number for identifying a PCM circuit over which the mini-cell is to be routed. As a further alternative (not shown) the PCM information could be replaced with the identity of a synchronous digital hierarchy (SDH) virtual container.

The operation of the communications system of the present invention will now be described. Discrimination between forms of data traffic, i.e. ATM and AAL2, may be achieved, according to the present invention, as follows. Each interface to the bus may be arranged to use a control signal from the bus for discriminating between the two forms of data traffic. Advantageously, the control signal is the start of cell (SOC) signal. The signal is defined in the UTOPIA recommendations as going active for a single cycle of the relevant synchronising clock signal (i.e. either RxC1k or TxC1k) to indicate the start of an ATM cell. According to the present invention, the SOC signal is defined as going active for two successive cycles of the relevant

synchronising clock signal to indicate transmission of a mini-cell. Alternatively, an additional signal may be provided on the bus, i.e. in addition to those defined in UTOPIA recommendations for this purpose.

According to a further, preferred embodiment, the discrimination means comprises means to use a field of the data traffic for discriminating between the two forms of data traffic. Advantageously, the field used is the user defined field (UDF) in the ATM data or the CID field in the AAL2 data. The AAL2 CID field has no defined meaning for a zero value (other than as null filler) which should never be seen in a valid mini-cell, whereas the content of the ATM UDF field is arbitrary and could, according to a further embodiment, be used to discriminate between more than two forms of data.

The interfaces are advantageously adapted, according to this invention, to identify the position in the data stream of UDF and CID octets and to interpret the associated data according the value found in those octets. Alternatively, the second octet of a 16 bit UDF field could be used for this purpose.

In further preferred embodiment, the contents of the VPI field or the VPI and VCI fields taken in combination is used to discriminate between the two forms of data traffic. According to this embodiment, VPs or VP/VC combinations are allocated according to the type of data traffic to be carried. Advantageously, only the top bit of the VPI field would be used in this way, e.g. with a value of zero indicating an ATM cell and a value of one indicating a mini-cell.

In a preferred embodiment, each mini-cell forms part of an ATM virtual path (VP) and/or virtual

channel (VC) and the identity of the relevant VP or VC must be transferred across the bus in association with each mini-cell. A VP indication (VPI) field and a VC indication (VCI) field are defined in ATM standards for the purpose of identifying VPs and VCs respectively. Hence, each mini-cell transported via the bus is associated with an ATM header comprising a virtual path indication (VPI) field and a virtual channel indication (VCI) field for use for determining the relevant VP and VC.

In a further, preferred embodiment of the present invention, the form of data traffic is discriminated by a combination of two or more of the above means. The present invention is also applicable to other types of bus, such as UTOPIA levels 3 and 4.